This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

A53 Core做FPGA原型验证时,其中的clock gating模块如何处理?

A53 Core做FPGA原型验证时,其中的clock gating模块如何处理?

是改成FPGA的clock gating模块吗?那FPGA上也没那么多的Cell可以用!

还是靠综合工具自动处理?