Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    translational table : block and table descriptor 0

    18941 views
    2 replies
    Latest over 6 years ago
    by Amitra29877
  • Answered

    Clarity on CMPMATCH event 0

    • Debug and Trace
    3629 views
    2 replies
    Latest over 6 years ago
    by jpthibault
  • Answered

    RK3399: how to configure Compute Library to use specific cores +1

    • Cortex-A53
    19764 views
    2 replies
    Latest over 6 years ago
    by vstehle Arm Employee Badge
  • Answered

    Memory barrier when accessing strongly ordered memory +1

    6904 views
    3 replies
    Latest over 6 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    ARM assembly instruction for writing Zero to SPSR +1

    5102 views
    1 reply
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    Inner/Outer share ability in Cortex R52 0

    2766 views
    0 replies
    Started over 6 years ago
    by Reco
  • Not Answered

    ARM board with SDI input 0

    17449 views
    0 replies
    Started over 6 years ago
    by Lawson
  • Not Answered

    Why A15 I-cache use PIPT while other series use VIPT 0

    16528 views
    0 replies
    Started over 6 years ago
    by haooo
  • Suggested Answer

    Cortex-A7 cache line size 0

    24901 views
    2 replies
    Latest over 6 years ago
    by haooo
  • Answered

    arm MMU-500 code samples 0

    21047 views
    7 replies
    Latest over 6 years ago
    by holder25
  • Answered

    For Armv8-M, is there a system register indicating the security state of the core? 0

    5140 views
    3 replies
    Latest over 6 years ago
    by Tao Lu
  • Not Answered

    Switching linker 0

    15463 views
    0 replies
    Started over 6 years ago
    by brianpl
  • Not Answered

    What options do I have for a GUI and an LCD? 0

    5842 views
    4 replies
    Latest over 6 years ago
    by AmyTheBUn
  • Answered

    OPS/core/cycle on A72 +1

    • Cortex-A72
    17518 views
    1 reply
    Latest over 6 years ago
    by vstehle Arm Employee Badge
  • Not Answered

    Cortex A9 Coresight TMC configuration 0

    15894 views
    0 replies
    Started over 6 years ago
    by Jan VdH
  • Not Answered

    RTOS for ARM A57(NVIDIA Jetson TX2 / TX2i) +1

    • Real Time Operating Systems (RTOS)
    • Cortex-A57
    • Linux
    20109 views
    2 replies
    Latest over 6 years ago
    by mea
  • Answered

    Cortex-A53 processor instruction cycles +1

    • Cortex-A53
    • Cortex-A
    30669 views
    8 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    Relocating the Vector table in Cortex - M0 0

    12095 views
    5 replies
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Not Answered

    4-kbyte boundary space 0

    • AMBA
    • AXI4
    43590 views
    10 replies
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Timer0 do not count at the theoretical frequency 0

    2645 views
    1 reply
    Latest over 6 years ago
    by 42Bastian Schick
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone