• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 2 replies
  • Subscribers 352 subscribers
  • Views 7320 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Program Counter, Stack Pointer and Link Register Status During an Interrupt Service in ARM based Processors

Aman007kc

what happens when interrupt comes to program counter stck pointer and link register in ARM based Processor Architeture ?

  • 0 Arm Employee Badge

    Which processor?

    For Armv7-A and earlier, assuming the exception is taken:

    • The PC will be set to the appropriate exception vector
    • SPSR_<mode> will be set to the CPSR value immediately before the exception
    • CPSR will be update with the correct mode and instruction set.
    • LR_<mode> will be set to the exception return address
    • SP will now select SP_<mode>
    Where <mode> is the exception mode.  So for an interrupt, it would be SPSR_irq, LR_irp and SP_irq.
  • +1 in reply to Martin Weidmann

    Thanks Martin,

    I wanted to know generally what happens with the processors when interrupt arrived and how the r13 r14 and r15 reacts to that  I was looking for the answer and still its helpful what you have written 

    and this is about basic ARM Based Processor Architecture i was asking for

    Thanks again

     .

    It's still helpful and please if you explain more that's also helpful.