Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3600 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Not Answered

    Cortex-M1 Set Initial SP Value and the Reset Value 0

    • R15 (PC Program Counter)
    • R13 (SP Stack Pointer)
    • Cortex-M
    1480 views
    0 replies
    Started over 2 years ago
    by Julio Cesar Molina Saqui
  • Not Answered

    how to use LPC1857 on chip non continuous RAM in keil IDE 0

    1082 views
    0 replies
    Started over 2 years ago
    by SantoshMengade
  • Suggested Answer

    ARM Cortex-R7 :: MPU Region Access Control Register (DRACR) Documentation 0

    2930 views
    2 replies
    Latest over 2 years ago
    by EllieC Arm Employee Badge
  • Not Answered

    Where can I find the latest ARM CML Specification for CXL over CXS including IDE 0

    2570 views
    2 replies
    Latest over 3 years ago
    by Anirban Moitra
  • Not Answered

    SAMD21 secure bootlader 0

    1186 views
    0 replies
    Started over 3 years ago
    by simon8
  • Not Answered

    Cortex M7 pipeline 0

    • Cortex-M7
    1465 views
    0 replies
    Started over 3 years ago
    by FWT
  • Not Answered

    Erratic behavior during successive writes to memory-mapped addresses with M55 0

    • Cortex-M55
    868 views
    0 replies
    Started over 3 years ago
    by Ttambe87
  • Suggested Answer

    A53: Load\Store + ALU operation in the same clock 0

    • Cortex-A53
    1227 views
    1 reply
    Latest over 3 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    Can the R7 lock-step mechanism be tested using a scan-chain 0

    • Cortex-R7
    880 views
    0 replies
    Started over 3 years ago
    by NEN
  • Not Answered

    How to build the android12 image available for Fast model? 0

    1783 views
    2 replies
    Latest over 3 years ago
    by Erin89O
  • Not Answered

    Double RTOS kernel running on Cortex-M33 (Trustzone) 0

    • Real Time Operating Systems (RTOS)
    • TrustZone
    • Armv8-M
    1515 views
    0 replies
    Started over 3 years ago
    by a.morniroli
  • Not Answered

    Pending interrupt get's not active in Cortex-M7 0

    1672 views
    0 replies
    Started over 3 years ago
    by Chris0815
  • Not Answered

    Encrypted firmware form ARM cortex M0 SAMD21E17A 0

    979 views
    0 replies
    Started over 3 years ago
    by simon8
  • Answered

    for Cortex-A715 or others I need information of dynamic power , static power for different sleep states with breakeven time and energy penalty. I need it for my study. I have attached the table for reference. How to find out these data for new processors 0

    1381 views
    2 replies
    Latest over 3 years ago
    by hari shanker
  • Answered

    RME: how to share memory pages in non-sec pas with a realm? 0

    1541 views
    2 replies
    Latest over 3 years ago
    by Bokdeuk Jeong
  • Not Answered

    IRQ doesn't call exception table 0

    • Generic Interrupt Controller
    • Arm Dual-Timer Module (SP804)
    1718 views
    2 replies
    Latest over 3 years ago
    by Former Member
  • Answered

    I need support to initialize GICv2 on ARM A53 Dual Core processor environment in Non Secure mode. 0

    2005 views
    2 replies
    Latest over 3 years ago
    by Edoardo
  • Answered

    What is DART? 0

    1971 views
    2 replies
    Latest over 3 years ago
    by HIDEAKI
  • Suggested Answer

    How to request the license for Fast Models 0

    5049 views
    14 replies
    Latest over 3 years ago
    by fish man
  • Answered

    cant write to APSR register cortex-M23 +1

    • Cortex-M23
    1273 views
    1 reply
    Latest over 3 years ago
    by MohSa
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone