Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3580 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    How to do code coverage analysis on ARM Cortex-M0? 0

    • Cortex-M
    9977 views
    6 replies
    Latest over 11 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    AXI FIXED burst ; Wr/Rd narrow transactions. +1

    • AMBA
    • AXI
    11239 views
    1 reply
    Latest over 11 years ago
    by Xingguang Feng Arm Employee Badge
  • Answered

    AXI WR address channel info arriving before, or, after WR data channel info. 0

    • AXI
    15319 views
    4 replies
    Latest over 11 years ago
    by Xingguang Feng Arm Employee Badge
  • Answered

    Division by non-power-of-2 hits into exception 0

    • Cortex-R4
    5067 views
    3 replies
    Latest over 11 years ago
    by Zhe Cui
  • Answered

    How to jumpstart an ARM9 board from its SD slot? 0

    • Arm9
    • Embeded Linux
    • Linux
    18554 views
    12 replies
    Latest over 11 years ago
    by Gergely Imreh
  • Answered

    Hi, regarding AXI wrte strobe functionality... +1

    • AMBA
    • AXI
    3955 views
    1 reply
    Latest over 11 years ago
    by Xingguang Feng Arm Employee Badge
  • Answered

    MakeUnique Transaction (ACE protocol) 0

    • AMBA
    • ACE
    • AXI
    • AXI4
    4784 views
    1 reply
    Latest over 11 years ago
    by Rakesh Reddy
  • Answered

    Are there any restrictions for the width of an address signal in an AXI4 interface? 0

    • AMBA
    • AXI
    • AXI4
    5673 views
    2 replies
    Latest over 11 years ago
    by Martin Stolpe
  • Answered

    AMBA 5 CHI Specifications 0

    • AMBA
    • CHI
    • AMBA 5
    8343 views
    4 replies
    Latest over 11 years ago
    by Rakesh Reddy
  • Answered

    question about Part C: Debug Architecure in ARMv7 ARM.pdf 0

    • Armv7
    • Debugger
    5239 views
    1 reply
    Latest over 11 years ago
    by Ma Lei (马磊) Arm Employee Badge
  • Answered

    Cache maintenance and DMA +1

    • Cache coherency
    • Cache
    • Armv7-R
    • Cortex-R4
    6960 views
    3 replies
    Latest over 11 years ago
    by Michael Pulice
  • Answered

    What is the lowest frequency I can run ARM Cortex-A9 Processor ? 0

    • Cortex-A9
    4883 views
    2 replies
    Latest over 11 years ago
    by Sherry
  • Not Answered

    Anybody has the differences btwn the cores 0

    • Cortex-A
    3696 views
    4 replies
    Latest over 11 years ago
    by daith
  • Answered

    compiling kernel: -mcpu=cortex-a15 vs -march=armv7ve? +1

    • Linaro
    • Armv7
    • Cortex-A15
    • GCC
    6232 views
    1 reply
    Latest over 11 years ago
    by chinatiger
  • Answered

    Why is the I-cache designed as VIPT, while the D-cache as PIPT? +1

    • Cache
    • Cortex-A8
    • Memory
    26083 views
    2 replies
    Latest over 11 years ago
    by Matthijs van Duin
  • Answered

    Usage of generic register in CPU reset +1

    • Cortex-M
    • Cortex-M4
    14437 views
    11 replies
    Latest over 11 years ago
    by Jon Black Arm Employee Badge
  • Answered

    How to compile with gcc toolchain that uses ARM neon instructions +1

    • Tool
    • Armv7-A
    • GCC
    • NEON
    13929 views
    4 replies
    Latest over 11 years ago
    by Tim Hartley Arm Employee Badge
  • Answered

    Need info AXI4- AxPROT 0

    • AMBA
    • AXI4
    • TrustZone
    5504 views
    1 reply
    Latest over 11 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    AXI Write data interleaving 0

    • AXI3
    • AXI
    • AXI4
    30691 views
    2 replies
    Latest over 11 years ago
    by Naveen
  • Answered

    Design Start ARM Cortex-M0 - UART 0

    • Cortex-M0
    • DesignStart
    23249 views
    17 replies
    Latest over 11 years ago
    by Joseph Yiu Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone