We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Dear All,
Technical data sheets for the ARM7500FE and ARM7100 say that:
"In the ARM Processor the cache will be searched regardless of the state of the C bit, only reads that miss the cache will be affected."
Now the question is that whether it holds for the Cortex-A8 processors family or not?
The other question is that when switching the ARM domains whether the store buffer gets automatically drained or we have to use the barriers for this?
Many thanks in advance.
Thanks a lot Matt,