I know that when the core is in non secure mode (non TZ), the normal world software is not able to access SCR in cp15.
But I'm wondering what consequence it will cause if such operations occur.
Unexpected results and the core runaway or the operations don't affect and nothing happens?
I just did such a test yesterday.
In my system, nothing happens except that you get a zero value. I.e, unexpected result.
Thank you for your test,
I'm wondering ...
In your test , have you handled any exception or abort, because in my test, I didn't handle any abort and got to infinite loop between 0x00000014 and 0x00000018.
The expected result in an undef instruction abort.
So you'll jump to offset 0x4 in the non-secure vector table and you can use the value in the LR to identify the failing instruction. If you are running your test under an OS or other setup harness then some code may silently handle the undef for you - but one should defiantly happen!
thanks, that's very helpful~