This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Synchronisation Primitives and Exclusive Monitors

Later versions of the ARM architecture, using the LDREX/STREX instruction family, use "Exclusive Monitors" for inter-processor synchronisation of Shared Memory. How are these Monitors ("Local" amd " Global") implemented? Silicon? Special Register? Firmware?

0