Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3618 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Not Answered

    A tool for computing worst case execution time statically 0

    1095 views
    0 replies
    Started over 3 years ago
    by ahmadadam96
  • Suggested Answer

    Where can I find the CMN-700 technology reference manual? 0

    1661 views
    1 reply
    Latest over 3 years ago
    by Hongzhe Yang Arm Employee Badge
  • Suggested Answer

    Where are the pad configuration fields documented? 0

    2746 views
    2 replies
    Latest over 3 years ago
    by JimD
  • Not Answered

    if func has $sub$func, what is the function pointer of func with armcc v5.01 for cortex-r5? 0

    1348 views
    2 replies
    Latest over 3 years ago
    by Annie
  • Not Answered

    Pl330 dma controller fill destination array fixed data 0

    • CoreLink DMA-330 DMA Controller (PL330)
    • Armv8-A
    1407 views
    0 replies
    Started over 3 years ago
    by Nikita bogatov
  • Not Answered

    Trying to install a Linux kernel patched to run qemu and kvm on the Samsung XE303C12-A01US Chromebook...Episode 1 0

    • virtualization
    • chromebook
    • Linux
    1979 views
    1 reply
    Latest over 3 years ago
    by ziomario
  • Not Answered

    Trying to install a Linux kernel patched to run qemu and kvm on the Samsung XE303C12-A01US Chromebook...Episode 2 0

    • virtualization
    • chromebook
    • Linux
    2300 views
    0 replies
    Started over 3 years ago
    by ziomario
  • Suggested Answer

    How to switch from default aarch32 to aarch64? 0

    • AArch64
    • AArch32
    3497 views
    1 reply
    Latest over 3 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    ARM_M7(CYT4BFX) is slower than ARM_M4 (CYT2B9X) +1

    1346 views
    1 reply
    Latest over 3 years ago
    by Oliver Beirne Arm Employee Badge
  • Answered

    I am looking for a developer to port an open-source application over to ARM64 Odroid. 0

    • Arm64
    • Software Developers
    1331 views
    1 reply
    Latest over 3 years ago
    by Annie
  • Not Answered

    using DTCM memory in ARM_M7(CYT4BFX) micro controller 0

    1057 views
    0 replies
    Started over 3 years ago
    by Bhaskar_ankireddypalli
  • Not Answered

    How to skip the instruction causing exception in Cortex M 0

    • Armv7 Exception Model
    • Instruction Sets
    • Cortex-M
    1207 views
    0 replies
    Started over 3 years ago
    by JasonY
  • Not Answered

    how to download old fastmode version , example as 11.16 for linux 0

    1096 views
    1 reply
    Latest over 3 years ago
    by jonnysa
  • Not Answered

    How to write instructions for twin cpu configuration in cortex R5? 0

    • Cortex-R5
    • Armv7-R
    1037 views
    0 replies
    Started over 3 years ago
    by Buvanesh
  • Answered

    Does Cortex-A55 could work on AARCH32 state at the EL1 0

    2223 views
    4 replies
    Latest over 3 years ago
    by zhuxiya
  • Answered

    Why does ARM core product is named "cortex",what's the cortex mean, or which words combination of it 0

    6001 views
    8 replies
    Latest over 3 years ago
    by zhuxiya
  • Not Answered

    Low Power 0

    1199 views
    1 reply
    Latest over 3 years ago
    by Annie
  • Suggested Answer

    stage2 translation fault ,post-indexing instructions invalid when virtualizing , the ISV bit is 0. 0

    • Hypervisor
    1774 views
    1 reply
    Latest over 3 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Not Answered

    LPC1347FBD48 PIO0_13 configured an INPUT, GPIOGetPinValue always returns 0. 0

    839 views
    0 replies
    Started over 3 years ago
    by CmdrZin
  • Answered

    AXI4 narrower transactions for AWADDR 0

    • AXI4-Lite
    • AXI4
    • Arm64
    1996 views
    1 reply
    Latest over 3 years ago
    by Colin Campbell Arm Employee Badge
<>