Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3591 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Compiling libgcc not optimized 0

    • 32-bit
    • Armv7-M
    • Compiling
    • GCC
    • Thumb
    • Cortex-M
    • Thumb2
    • Library
    • Arm Assembly Language (ASM)
    • C
    • Cortex-M4
    9331 views
    11 replies
    Latest over 4 years ago
    by a.surati
  • Not Answered

    How to specify RAM location ? 0

    • SRAM
    • STM32 F1
    • Arm Assembly Language (ASM)
    2564 views
    1 reply
    Latest over 4 years ago
    by GuillaumeP
  • Answered

    Is it possible to enable or disable the nested interrupt mechanism on M0 ? 0

    4187 views
    2 replies
    Latest over 4 years ago
    by Robert McNamara
  • Not Answered

    How To Swap From 32-bit Mode To 64-bit Mode In An Android that has ARMV8-A OS 0

    35745 views
    4 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Answered

    How long are the Cortex-M7 pipeline stages? 0

    • Cortex-M7
    • Cortex-M
    51195 views
    18 replies
    Latest over 4 years ago
    by Pacocha
  • Answered

    Which register excactly control the endiness in the EL0 data access? SPSR_EL1 or SCTLR_EL1? 0

    • AArch64
    • Armv8-A
    • AArch32
    18031 views
    2 replies
    Latest over 4 years ago
    by George_
  • Not Answered

    How to transfer and read weights, biases and activation functions from trained tensorflow model to nucleo-f446re or any microcontroller in keil 0

    • Embedded
    • Neural Network
    • Keil
    • TensorFlow
    • CMSIS
    2665 views
    0 replies
    Started over 4 years ago
    by PrashanthPoobalan
  • Not Answered

    How can I trigger an SError exception on a cortex A processor 0

    • ARMv8 Exception Model
    • Armv8-A
    7244 views
    1 reply
    Latest over 4 years ago
    by 42Bastian Schick
  • Answered

    axi ordering +1

    11649 views
    6 replies
    Latest over 4 years ago
    by Drive45
  • Not Answered

    Using STM32H7 ETM without external tool 0

    • CoreSight ETM7
    • STM32
    2172 views
    0 replies
    Started over 4 years ago
    by GuillaumeP
  • Not Answered

    How to realise Real-time detection of access of memory beyond the bounds of an allocation block, instead of period detection in Cortex-M4. Please give me any idea. 0

    • Cortex-M4
    2593 views
    3 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Getting Dummy character while receiving UART data,How to fix it ? 0

    2992 views
    2 replies
    Latest over 4 years ago
    by Jerome Decamps - 杜尚杰
  • Not Answered

    How to disable the branch prediction on armv8 0

    • Cortex-A72
    • Armv8-A
    • Branch Prediction
    11184 views
    2 replies
    Latest over 4 years ago
    by vstehle Arm Employee Badge
  • Not Answered

    aarch64 instruction 0

    • AArch64
    • SIMD and Vector Processing Instructions
    6931 views
    1 reply
    Latest over 4 years ago
    by 42Bastian Schick
  • Answered

    Cortex-A7 pipeline is non-symmetric, what does this attribute mean? 0

    • Cortex-A53
    • Cortex-A15
    • Cortex-A
    • Cortex-A7
    21702 views
    10 replies
    Latest over 4 years ago
    by Jerome Decamps - 杜尚杰
  • Not Answered

    As arm cortex R4 is a dual core processor, is there a concept of booting core (primary core) and secondary core? 0

    1622 views
    0 replies
    Started over 4 years ago
    by Sudhakar_Saptasagar
  • Not Answered

    CortexA53, FreeRTOS and interrupts 0

    7562 views
    1 reply
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Timer not working in stm32f401re 0

    • Keil MDK Cortex-M Edition
    • STM32
    • Cortex-M
    • STM32 F4
    3084 views
    1 reply
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Is there an FPGA image for the MPS2+AN521 with an FPU? 0

    • Cortex-M33
    • Cortex-M Prototyping System (V2M-MPS2)
    1754 views
    0 replies
    Started over 4 years ago
    by erickroane
  • Not Answered

    Sht11 interfacing with lpc1758 0

    1777 views
    1 reply
    Latest over 4 years ago
    by Andy Neil
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone