Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.

We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.

Thank you for your understanding.

  • State Suggested Answer
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 348 subscribers
  • Views 1674 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Instruction Cache Throttle PMU event

phxeng

I am looking for information on the Instruction Cache Throttle event on Cortex-A53. The docs just say "Instruction Cache Throttle occurred". Can anyone elaborate or point me to a more thorough explanation? Internet searching has not turned up anything.

In some cases, we see tens of thousands of these events after execution of a tight loop reading a 32KB array. The amount of these events strongly correlates with the execution time of the loop.

Thanks.

Parents Reply Children
No data