This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Find out instruction latency and throughput for NEON and SVE instructions

There is ARM software optimization guide (e.g., https://developer.arm.com/documentation/swog309707/latest for neoverse n1) to look up the instruction latency and throughput for many instructons.

This guide doesn't seem to contain the latency and throughput for Neon or SVE. Is there a separate guide for NEON or SVE (e.g., the instruction latency and throughput for INSR (SIMD&FP scalar) instruction)?

A pointer would be very helpful!