Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 729 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Problems with the ATSAMD21G18-AU 0

    17425 views
    1 reply
    Latest over 6 years ago
    by Andy Neil
  • Not Answered

    AXI fixed burst to a slave with narrow data width 0

    • AXI
    • AXI4
    • Bus Architecture
    18298 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Regarding implementation of a scenario in AHB protocol 0

    17282 views
    4 replies
    Latest over 6 years ago
    by Suyash Sharma
  • Suggested Answer

    How could CMN600 route snoop transactions to RN-F 0

    16138 views
    2 replies
    Latest over 6 years ago
    by Joe Chen
  • Answered

    Application scenarios of APB4 0

    15903 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    Outstanding support in AXI slave 0

    20396 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    Question about AXI Exclusive Access Process 0

    21455 views
    6 replies
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    AXI4 ordering 0

    22208 views
    6 replies
    Latest over 6 years ago
    by Hyunkyu
  • Suggested Answer

    Where to find CHI protocol checkers and CHI testbench ? 0

    • AMBA
    • CHI
    22373 views
    6 replies
    Latest over 6 years ago
    by Jeremy_PENG
  • Answered

    AHB Bus Protocol -- Address Phase +1

    • Address
    • AHB-Lite
    29932 views
    9 replies
    Latest over 6 years ago
    by eugch
  • Not Answered

    Can I use AXI speck for Udemy classes 0

    18082 views
    4 replies
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Exception handlers and interrupt 0

    • CoreLink GIC-400
    • Cortex-A53
    • Corelink
    • Cortex-A5
    • Generic Interrupt Controller
    • Cortex-A
    • Interrupt
    19966 views
    3 replies
    Latest over 6 years ago
    by c0deface
  • Not Answered

    Instruction and data cache dump from a-53 0

    14102 views
    0 replies
    Started over 6 years ago
    by RCReddy
  • Not Answered

    Why do LPIs in GIC have no "active" state? 0

    15177 views
    1 reply
    Latest over 6 years ago
    by Joe Chen
  • Suggested Answer

    outstanding transaction in AXI4 protocol 0

    15921 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    Aligned and unaligned word transfers on a 64-bit bus +1

    • AXI
    • AXI4
    28261 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Lock Signal for AXI Slave +1

    • AXI
    17779 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Request for advise on better ARM learning path for VLSI engineer 0

    • FPGA
    16499 views
    2 replies
    Latest over 6 years ago
    by Andy Neil
  • Not Answered

    Fast model : Is there any way to overwrite PVBUS master id without using components which have id parameter (e.g. master_id, cluster_id ) 0

    • Fast Models
    15245 views
    1 reply
    Latest over 6 years ago
    by Jon Black Arm Employee Badge
  • Suggested Answer

    The meanings of AxCACHE 0

    19657 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone