• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 1 reply
  • Subscribers 90 subscribers
  • Views 15021 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Inconsistency in latest AXI4 specification (version g) regarding INCR burst transfers.

MuchToLearn
There seems to be a slight inconsistency in the following paragraph about INCR burst transfers on page A3-50:
 
In an incrementing burst, the address for each transfer in the burst is an increment of the address for the previous transfer. The increment value depends on the size of the transfer. For example, the address for each transfer in a burst with a size of 4 bytes is the previous address plus four.
 
This seems to suggest that the increment is always fixed, especially with the given example. However, if the address is unaligned, then this is not true for the first increment. That is, the increment between Address_2 and Address_1 will be strictly less than Number_Bytes.
It's a minor issue but it left me scratching my head for a while.
Parents Reply Children
No data