Arm Community
Site
Search
User
Site
Search
User
Support forums
SoC Design and Simulation forum
Bus Matrix
Jump...
Cancel
State
Not Answered
Locked
Locked
Replies
4 replies
Subscribers
92 subscribers
Views
8053 views
Users
0 members are here
AMBA
Cortex-M3
Bus Architecture
Cortex-M
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Bus Matrix
Felix Varghese
over 12 years ago
Note: This was originally posted on 28th January 2009 at
http://forums.arm.com
What exactly is a bus matrix? I came across the term in ARM cortex M3 specs but couldnt find any proper description. Can someone help?
Parents
0
Peter Harris
over 12 years ago
Note: This was originally posted on 28th January 2009 at
http://forums.arm.com
The bus is the "glue" that links all of the components (process, memory, etc) together and enables them to communicate.
More modern ASIC designs have a complex N-to-M bus mapping (multiple masters, with multiple slaves, but not everything can see everything else). This assignment is a little like a matrix (rows are masters, slaves are columns, and each cell determines the visbility of that slave to that master).
Cancel
Vote up
0
Vote down
Cancel
Reply
0
Peter Harris
over 12 years ago
Note: This was originally posted on 28th January 2009 at
http://forums.arm.com
The bus is the "glue" that links all of the components (process, memory, etc) together and enables them to communicate.
More modern ASIC designs have a complex N-to-M bus mapping (multiple masters, with multiple slaves, but not everything can see everything else). This assignment is a little like a matrix (rows are masters, slaves are columns, and each cell determines the visbility of that slave to that master).
Cancel
Vote up
0
Vote down
Cancel
Children
No data