Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Distinguished Ambassadors
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
SoC Design and Simulation forum
AXI locked access
Jump...
Cancel
State
Not Answered
+1
person also asked this
people also asked this
Locked
Locked
Replies
7 replies
Subscribers
90 subscribers
Views
13534 views
Users
0 members are here
AMBA
AXI
Bus Architecture
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
AXI locked access
spark spark
over 11 years ago
Note: This was originally posted on 29th May 2008 at
http://forums.arm.com
Does a locked request on either the read or write channel cause both channels to be locked? For example, one master request a locked write transaction to a slave, the read channel also will be locked? if both channels have been locked, whether a read unlock access also can complete the whole locked sequence?
Parents
0
spark spark
over 11 years ago
Note: This was originally posted on 11th June 2008 at
http://forums.arm.com
In spec 8.5 The order in which a slave receives the first data item of each transaction must be the same as the order in which it receives the addresses for the transactions.
It does not tell the master must assure this or the interconnect must. If the master dont need obey this, the interconnect will buffer a lot of data.
For example, if a master requests 4 write transactiona and all accept by slave, but master sends the first data of first transaction after it sends all other 3 transaction's data. Now the interconnect need buffer all this 3 transaction's data.
Cancel
Up
0
Down
Cancel
Reply
0
spark spark
over 11 years ago
Note: This was originally posted on 11th June 2008 at
http://forums.arm.com
In spec 8.5 The order in which a slave receives the first data item of each transaction must be the same as the order in which it receives the addresses for the transactions.
It does not tell the master must assure this or the interconnect must. If the master dont need obey this, the interconnect will buffer a lot of data.
For example, if a master requests 4 write transactiona and all accept by slave, but master sends the first data of first transaction after it sends all other 3 transaction's data. Now the interconnect need buffer all this 3 transaction's data.
Cancel
Up
0
Down
Cancel
Children
No data