This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is there any cache coherence between Mail400 and CPU

Hi all. As you know, there is cache in Mail400 and A35 seperately. Do I need to implement hardware cache coherence between them, for example, using CCI.

Top replies

Peter Harris over 3 years ago in reply to asic_xuan +2 verified

Mali-400 doesn't support the CCI hardware coherency protocols, this is only supported in the Bifrost architecture onwards. Any required cache coherency is managed manually in software by the device driver...

Parents

0 asic_xuan over 3 years ago in reply to Peter Harris

Hi Peter, thanks a lot!
Cancel
Vote up 0 Vote down

Cancel

Reply

0 asic_xuan over 3 years ago in reply to Peter Harris

Hi Peter, thanks a lot!
Cancel
Vote up 0 Vote down

Cancel

Children

No data