How can CLZ equivalent be achieved on Cortex-M0 where this instruction is missing?

For an assembly language subroutine (which only takes 14 clock cycles), see A fairly quick Count Leading Zeroes for Cortex-M0.

For an assembly language subroutine (which only takes 14 clock cycles), see A fairly quick Count Leading Zeroes for Cortex-M0.