We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi,
I am running arm-trusted-firmware on Juno and when I breakthrough DS-5 on EL3 level I see FIQ pending status in ISR_EL1.
I am trying to bring-up linux guest OS and when I try to run linux image I am entering virtual FIQ handler at EL2 level.
Please let me know if there is any way I can ignore this FIQ pending ?
I tried using GICC_CTLR and GICV_CTLR registers bit 0 to disable Group0 (FIQs) interrupts but it is not helping.
Thanks,
Hi armdev,
What exactly did you set in the GICC_CTLR? The FIQ disable is a little more complicated than just disabling the Group 0 interrupts. Actually, what disabling Group 0 interrupts probably does for you with a pre-configured GIC is end up in bypass mode, so something is asserting the FIQ line directly to the core (or it's floating somehow). There is a way to disable it, though, which is documented in the GICv2 Architecture Specification section 2.3.x. There are some nice tables
We'll need a bit more information to figure out what exactly you're seeing here to figure out what's actually happening.
Ta,
Matt
Hi Matt,
After finding out the FIQBypDisGrp0 [5] bit now I am setting GICC_CTLR 0x220 but still I end up going to vFIQ handler in EL2 mode.
So bit Group0[0] and FIQEn[3] are disabled and also Bypass is disabled. Not sure what might be missing.
Thanks