Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Arm Ambassadors
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
Arm Development Studio forum
What happens if ITCM and DTCM overlap on ARM926EJ-S?
Jump...
Cancel
Locked
Locked
Replies
3 replies
Subscribers
120 subscribers
Views
2641 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
What happens if ITCM and DTCM overlap on ARM926EJ-S?
Frédéric Hoguin
over 11 years ago
Note: This was originally posted on 23rd January 2012 at
http://forums.arm.com
Hello,
I noticed a bug in ITCM and DTCM initialization in some bootloader code.
The result is that the same value is written in the ITCM region register and in the DTCM region register, so both are configured with the same address and size.
It looks like in this case, ITCM gets priority over DTCM since everything is working correctly when executing code stored in this region of memory. If DTCM had priority, fetching an instruction from this region of memory would cause a prefetch abort exception.
Now, that's my understanding of what happens, but I couldn't find anything about it in the ARM926EJ-S documentation.
Can anybody confirm my theory, or explain what happens in detail?
Thanks,
Frédéric.
Parents
Martin Weidmann
over 11 years ago
Note: This was originally posted on 23rd January 2012 at
http://forums.arm.com
It is probably luck that it works.
From memory, instruction fetches will go to the ITCM, and data accesses to the DTCM. (Note I don't think it is documented anywhere that it does this, all the docs I've seen just say not to do this). So it will work if you have no data in the ITCM. Sounds easy, but remember that compilers often embed pools of literal data within instruction sections. Basically, its a bad idea to map them to the same address.
Cancel
Up
0
Down
Cancel
Reply
Martin Weidmann
over 11 years ago
Note: This was originally posted on 23rd January 2012 at
http://forums.arm.com
It is probably luck that it works.
From memory, instruction fetches will go to the ITCM, and data accesses to the DTCM. (Note I don't think it is documented anywhere that it does this, all the docs I've seen just say not to do this). So it will work if you have no data in the ITCM. Sounds easy, but remember that compilers often embed pools of literal data within instruction sections. Basically, its a bad idea to map them to the same address.
Cancel
Up
0
Down
Cancel
Children
No data