Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3582 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    Problem with SWO when debugger not connected 0

    • Cortex-M
    • Cortex-M4
    4338 views
    1 reply
    Latest over 8 years ago
    by ciaranmac
  • Answered

    ARMv7-M: Question about syn/asynchronous exception? 0

    • Armv7 Exception Model
    • Armv7-M
    5147 views
    4 replies
    Latest over 8 years ago
    by yenWu
  • Answered

    Arm Instruction Set (Thumb-2) +1

    • Cortex-M3
    • T32 (Thumb)
    • Cortex-M
    7957 views
    5 replies
    Latest over 8 years ago
    by AbdAllah Talaat
  • Answered

    How to use CoreSight debug and trace ? +1

    • Arm Development Studio
    • CoreSight Debug and Trace
    • Arm9
    6248 views
    1 reply
    Latest over 8 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    How to convert a BIN into an ELF object image with armlink? +1

    • Toolchain
    • Compilers
    • GNU Arm
    • Linux
    7303 views
    1 reply
    Latest over 8 years ago
    by Ed Player Arm Employee Badge
  • Answered

    A8: Keeping Cache-enabled and MMU-disabled +1

    • Cortex-A
    • Cortex-A8
    13272 views
    6 replies
    Latest over 8 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    Using an external clock - experts only +1

    • Raspberry Pi
    • Cortex-A53
    • Cortex-A57
    • Cortex-A
    9652 views
    5 replies
    Latest over 8 years ago
    by Matt Sealey Arm Employee Badge
  • Not Answered

    ARMv7 CortexA9 Cache Policy - No allocate ? 0

    • Armv7-A
    • Cortex-A9
    • Cache
    • Cortex-A
    3121 views
    1 reply
    Latest over 8 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    CM4: Is DAP immune to MPU protections? +1

    • Cortex-M
    • Cortex-M4
    2391 views
    1 reply
    Latest over 8 years ago
    by 42Bastian Schick
  • Not Answered

    VMSAv8-64 - How to change 2-stage translation table descriptors of a given VMID and do invalidation afterwards? 0

    • AArch64
    • Armv8-A
    4858 views
    2 replies
    Latest over 8 years ago
    by Jorge
  • Answered

    Can Cortex-A53 l2 cache be controlled seperatly? 0

    • Cortex-A53
    • Cortex-A
    6702 views
    2 replies
    Latest over 8 years ago
    by Emmy0
  • Answered

    R5 DSM tarmac format <time> <scale> option 0

    3587 views
    1 reply
    Latest over 8 years ago
    by Peter Rielly Arm Employee Badge
  • Answered

    Is that possible for Cortex-R5's dual-core to handle interrupt during lock-step mode? +1

    • Cortex-R
    6999 views
    4 replies
    Latest over 8 years ago
    by AJ
  • Answered

    Cortex-M7 minimum schematic ? +1

    • Cortex-M7
    • Cortex-M
    8007 views
    4 replies
    Latest over 8 years ago
    by reha
  • Answered

    Optimized RGB to YCbCr conversion on Cortex-M7 +1

    • Cortex-M7
    • Cortex-M
    4782 views
    1 reply
    Latest over 8 years ago
    by Jens Bauer
  • Suggested Answer

    How do I program a prefix on my ARM 32-bit Cortex V3.10? 0

    5356 views
    1 reply
    Latest over 8 years ago
    by Jens Bauer
  • Suggested Answer

    Constant power supply with countdown timer triggered by a momentary switch 0

    3798 views
    1 reply
    Latest over 8 years ago
    by Jens Bauer
  • Answered

    Cache attribute write back/write allocate for Cortex-M4 +1

    • Cortex-M
    • Cortex-M4
    21206 views
    5 replies
    Latest over 8 years ago
    by dongyanxia
  • Answered

    CAT Cache Allocation Technology) and CDP (code and Data Prioritization) features support +1

    • Cache
    5379 views
    2 replies
    Latest over 8 years ago
    by 42Bastian Schick
  • Suggested Answer

    GIC order of completion of interrupts 0

    • Generic Interrupt Controller
    5951 views
    4 replies
    Latest over 8 years ago
    by josecm
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone