Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    DMB, DSB, ISB on Cortex M3,M4,M7 Single Core parts +1

    • Cortex-M7
    • Armv7-M
    • Cortex-M3
    • Cortex-M
    • Cortex-M4
    14901 views
    3 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Given an address, how to check its IDAU Security attribution information? 0

    • Architecture
    • Address
    • CHI
    • Security
    • TrustZone
    • Armv8-M
    13019 views
    6 replies
    Latest over 7 years ago
    by Tao Lu
  • Suggested Answer

    M0 Analog-Digital Conversion info needed 0

    • Cortex-M0
    • Cortex-M
    6680 views
    3 replies
    Latest over 7 years ago
    by Sebastian Floss
  • Answered

    How is a signed TF-M image loaded into memory with FVP_MPS2_AEMv8M? 0

    • Layout
    • Address
    • TrustZone
    • Armv8-M
    • Memory
    11930 views
    5 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Suggested Answer

    What happens to upper half of 32-bit data bus when reading 16-bit chip? 0

    • Cortex-M
    • Cortex-M4
    • AHB
    8924 views
    3 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    TRFCR_EL1 register +1

    • CHI
    • Armv8
    4570 views
    1 reply
    Latest over 7 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    ARMv8 mmu problem +1

    • Armv8-A
    • Memory Management Unit (MMU)
    • Cortex-A
    27225 views
    16 replies
    Latest over 7 years ago
    by Ash Wilding Arm Employee Badge
  • Answered

    indirect branches in ARMv8 0

    • Cortex-A53
    • AArch64
    • Armv8-A
    • Cortex-A
    8392 views
    2 replies
    Latest over 7 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Multi core L1 cache coherent +1

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    7006 views
    3 replies
    Latest over 7 years ago
    by Jorney
  • Answered

    What ARMv8.x revision Cortex-A35 is? 0

    • Cortex-A35
    • Armv8-A
    • Cortex-A
    5254 views
    1 reply
    Latest over 7 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Why Cortex-M7 doesn't support bit-banding? 0

    • Cortex-M7
    • Cortex-M
    10376 views
    2 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Suggested Answer

    ARMv8-A CurrentEL Register Definition 0

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    9664 views
    1 reply
    Latest over 7 years ago
    by kuksho
  • Suggested Answer

    Arm a53: Populate TLB without table walk? 0

    • Cortex-A53
    • Cortex-A
    4310 views
    1 reply
    Latest over 7 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    MMU: force identity mapping without pages? 0

    • Cortex-A53
    • Memory Management Unit (MMU)
    • Cortex-A
    13574 views
    14 replies
    Latest over 7 years ago
    by MarkL
  • Not Answered

    The process of initializing ddr and other things on Cortex-A9 0

    • Cortex-A9
    • JTAG
    • Cortex-A
    3989 views
    0 replies
    Started over 7 years ago
    by Dean_Runov
  • Not Answered

    Juno r2 and Xen 0

    • Juno Arm Development Platform
    5323 views
    0 replies
    Started over 7 years ago
    by Fresher
  • Not Answered

    Cortex-A53 Cache protection 0

    • Cortex-A53
    • Cache
    • Cortex-A
    4565 views
    0 replies
    Started over 7 years ago
    by iuli
  • Answered

    Cortex M7 D cache activated without MPU been enabled +1

    • Cortex-M7
    • Cortex-M
    5149 views
    1 reply
    Latest over 7 years ago
    by vishal.s
  • Answered

    single-copy atomicity question for AHB5 0

    • AMBA 5
    • AHB
    7970 views
    2 replies
    Latest over 7 years ago
    by Jacky Chou
  • Answered

    ARMV8-M CPU State when secure API called by none-secure irq +1

    • TrustZone
    • Armv8-M
    7612 views
    2 replies
    Latest over 7 years ago
    by rising
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone