Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3585 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    return from secure function to non-secure, why r4-r11 register not being cleared 0

    • TrustZone
    • Armv8-M
    11075 views
    4 replies
    Latest over 7 years ago
    by Wenchuan2018
  • Not Answered

    What is the fabric topology within the dynamiq cluster? 0

    • big.LITTLE
    • DynamIQ Shared Unit (DSU)
    5388 views
    0 replies
    Started over 7 years ago
    by kangzhang
  • Answered

    AM3352 core hang-up +1

    • Embedded Trace Buffer
    • Cortex-A
    • Cortex-A8
    • CoreSight
    15120 views
    9 replies
    Latest over 7 years ago
    by Kimura
  • Answered

    Text section size for executable created with ARMCC 6.7 is more than expected +1

    • AArch64
    • Cortex-A
    • Cortex-53
    7865 views
    1 reply
    Latest over 7 years ago
    by 42Bastian Schick
  • Not Answered

    Interrupts from the secure world to the non-secure world. 0

    • iOS
    • TrustZone
    • Armv8-M
    18362 views
    11 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    A question about interrupt priority degrade 0

    • Architecture
    • web
    • CHI
    • Security
    • Class
    • TrustZone
    • Armv8-M
    • Internet of Things (IoT)
    9148 views
    2 replies
    Latest over 7 years ago
    by Wenchuan2018
  • Answered

    How to use FreeRTOS Scheduler with trustZone ARMV8-M M33 ? +1

    • ACE
    • Security
    • Cortex-M
    • TrustZone
    • Armv8-M
    10909 views
    2 replies
    Latest over 7 years ago
    by Simon
  • Answered

    Behaviour of HREADYOUTS of ahb_to_ahb_apb_async IP +1

    • AMBA
    6238 views
    1 reply
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    CortexM3 : Issue when image start address is other than 0x0 +1

    • Cortex-M3
    • Cortex-M
    • C
    3219 views
    1 reply
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    debug mode with Keil μVision 5 +1

    • Keil MDK
    • Armv8-M
    2681 views
    1 reply
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    CortexM3 +1

    • Cortex-M3
    • Cortex-M
    6529 views
    7 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    code is not working for optimization setting O2 and O3 for Arch64bit Cortex-A53 process +1

    • Cortex-A53
    • AArch64
    • Armv8-A
    • Cortex-A
    7063 views
    1 reply
    Latest over 7 years ago
    by Zhifei Yang
  • Answered

    ARMv7-A: Cache maintenance operation by VA, performance +1

    • Cache coherency
    • Cache
    • Cortex-A
    • Cortex-A8
    12639 views
    8 replies
    Latest over 7 years ago
    by MarekBykowski
  • Answered

    Raising priority of PendSV within NVIC when PendSV pending +1

    • Cortex-M7
    • Cortex-M
    • Cortex-M4
    6565 views
    1 reply
    Latest over 7 years ago
    by Vanhealsing
  • Answered

    Why should we call secure function in handler mode? +1

    • Keil MDK
    • Cortex-M23
    • Windows 10
    • ACE
    • Keil MDK Cortex-M Edition
    • GNU Arm
    • DS-5 Debugger
    • Fast Models
    • Cortex-M
    • TrustZone
    • Fixed Virtual Platforms (FVPs)
    • Debugging
    • Armv8-M
    • Windows
    • CMSIS
    • Linux
    8959 views
    2 replies
    Latest over 7 years ago
    by matt-ma
  • Not Answered

    When is Cortex-R5 Virtual Peripheral AXI bus used? 0

    • Cortex-R
    • AXI
    • Cortex-R5
    2451 views
    0 replies
    Started over 7 years ago
    by Etienne Alepins
  • Not Answered

    Hypervisor Mode to System Mode in R52 cortex 0

    • Cortex-R
    • Cortex-R5
    3239 views
    0 replies
    Started over 7 years ago
    by Himanshu Khanna
  • Not Answered

    Porting FreeRTOS On R-52 Cortex +1

    • Cortex-R52
    • Cortex-R
    • Real Time Operating System (RTOS)
    6695 views
    1 reply
    Latest over 7 years ago
    by Georgia James Arm Employee Badge
  • Answered

    Can we inspect contents of the return stack to get the call tree? +1

    • Cortex-R
    • Cortex-R5
    • C
    5018 views
    2 replies
    Latest over 7 years ago
    by Etienne Alepins
  • Answered

    How could I disable bl2 and start spe image when reset? 0

    • Keil MDK
    • ACE
    • Constant
    • SRAM
    • Arm Compiler
    • Keil
    • String
    • Thumb
    • MPI
    • TrustZone
    • Library
    • GNU
    • Armv8-M
    • Interface
    • Memory
    9100 views
    2 replies
    Latest over 7 years ago
    by matt-ma
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone