Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3593 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    Cortex-M0+ privileged/unprivileged extensions 0

    • Cortex-M0
    • Armv6-M
    • Cortex-M
    5800 views
    2 replies
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Development platforms, compilers for TrustZone 0

    • Architecture
    • Address
    • CHI
    • Security
    • TrustZone
    • Armv8-M
    10171 views
    1 reply
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Cortex-M register RAM and Flash periodical check? +1

    • Cortex-M
    • Cortex-M4
    3329 views
    1 reply
    Latest over 6 years ago
    by Appala Naidu
  • Answered

    A53 - MMU vs MPU +1

    • Cortex-A53
    • System MMU
    12753 views
    4 replies
    Latest over 6 years ago
    by Umang Mehta
  • Answered

    Non-secure peripheral with a secure interrupt handler 0

    • Layout
    • Address
    • TrustZone
    • Armv8-M
    • Memory
    13365 views
    5 replies
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Whether Armv7-A has a Write Buffer 0

    • Armv7-A
    • Cortex-A
    12638 views
    8 replies
    Latest over 6 years ago
    by Youq
  • Answered

    dsb and dmb 0

    • Armv8
    • Armv8-A
    • Cortex-A
    23210 views
    11 replies
    Latest over 6 years ago
    by digital_kevin
  • Answered

    DWT +1

    • Armv7-M
    • Cortex-M
    • Cortex-M4
    3749 views
    1 reply
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Armv7 Store Buffer 0

    • Armv7
    • Armv7-A
    • Cache
    12568 views
    6 replies
    Latest over 6 years ago
    by Youq
  • Answered

    how dose the PC run to startup.s when the mcu reset +1

    • stm32f7
    • Cortex-M7
    • Cortex-M3
    • Cortex-M
    4021 views
    2 replies
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    A panic function to halt the processor in low-power sleep using WFI? 0

    • Cortex-M
    • Debugging
    • Cortex-M4
    7889 views
    5 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    SAU, IDAU, MPC and PPC. What's the difference? 0

    • TrustZone
    • Armv8-M
    18081 views
    2 replies
    Latest over 6 years ago
    by Afonso Santos
  • Answered

    TTBR1 translation fault when using an identity mapping 0

    • Cortex-A53
    • AArch64
    • Raspberry Pi 3
    • Armv8-A
    • Memory Management Unit (MMU)
    10803 views
    2 replies
    Latest over 6 years ago
    by maldus
  • Answered

    RTOS Design Considerations Version 2.0 - SVCall behavior question 0

    • CHI
    • Documentation
    • Cortex-A
    • Cortex-M
    • TrustZone
    • Armv8-M
    8557 views
    1 reply
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Measuring Cortex-M4 instruction clock cycle counts +1

    • Cortex-M
    • Cortex-M4
    20912 views
    13 replies
    Latest over 6 years ago
    by Dan Lewis
  • Not Answered

    Interfacing FRDM-K64F with Camera module 0

    • Cortex-M
    • Cortex-M4
    • Interface
    2655 views
    0 replies
    Started over 6 years ago
    by Shwetakr
  • Not Answered

    Suggest implementing ARM 64-bit processor with Threshold Logic - preferably Resonant Tunnel Diodes 0

    1484 views
    0 replies
    Started over 6 years ago
    by RPearson2
  • Answered

    Prefetch Abort in Cortex M processors +1

    • Cortex-M
    • Cortex-M4
    10173 views
    10 replies
    Latest over 6 years ago
    by kmdinesh
  • Answered

    How does the ARM CA53 4 core join NEON on only 2 cores? +1

    • Cortex-A53
    • NEON
    • Cortex-A
    11883 views
    4 replies
    Latest over 6 years ago
    by Jason Andrews Arm Employee Badge
  • Answered

    Updating PC register in aarch64 mode +1

    • AArch64
    • Cortex-A55
    • Armv8-A
    • Cortex-A
    12000 views
    2 replies
    Latest over 6 years ago
    by Jason Andrews Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone