We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi everyone,
for research reasons I'm working on the Cortex-A53 processor but I'm a bit confused about some aspects concerning RAM
My software needs to perform several writes to RAM, bypassing the store buffer and cache.
My first question is: how can I force writing directly to RAM? I thought about setting a range of addresses as NON-CACHEABLE but I did not understand how to do it.
The second question is: if I do two consecutive stores in the same address, both data arrive in RAM or the store buffer "blocks" it? is there a way to force the store buffer to "commit" the result after every single store? I read about the DSB and DMB instructions, but I'm not sure it's what I'm looking fo
Thanks for your help