Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3588 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    What is the difference between ARM cortex-A and cores in snapdragon from Qualcomm? 0

    • Armv7-A
    • Armv8-A
    • Cortex-A
    10309 views
    4 replies
    Latest over 10 years ago
    by Alex Lee
  • Answered

    Cortex M3 - Conditions for IT folding 0

    • Cortex-M3
    • Cortex-M
    9416 views
    6 replies
    Latest over 10 years ago
    by Remi DUCLOS
  • Answered

    floating point in cortex m0, always reset. 0

    • Cortex-M0
    • Cortex-M
    8754 views
    6 replies
    Latest over 10 years ago
    by willandsmith
  • Answered

    STM32F030 CORTEX M0 +1

    • Cortex-M0
    • Cortex-M
    • C
    3609 views
    1 reply
    Latest over 10 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Between R or A Family... ? 0

    • Cortex-R
    10985 views
    10 replies
    Latest over 10 years ago
    by rakesh rapolu
  • Answered

    Cortex-R5 MPU: writing to Region Base Register randomly causes Abort Exception +1

    4321 views
    3 replies
    Latest over 10 years ago
    by Jon Taylor Arm Employee Badge
  • Answered

    Privilege mode on CM0+ +1

    • Cortex-M
    2080 views
    1 reply
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    New to ARM and having trouble locating example folders - help please ;) +1

    • Armv7
    • DS-5 Development Studio
    • Cortex-A
    9819 views
    10 replies
    Latest over 10 years ago
    by Matthew Jones
  • Not Answered

    unaligned data fetch in Cortexa9 0

    • Cortex-A9
    • Cortex-A
    3753 views
    1 reply
    Latest over 10 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    Can I build my own ARM board like the raspberry pi +1

    • Raspberry Pi
    • Cortex-A9
    • Cortex-A
    20680 views
    5 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    Allocating memory from heap from within a ISR on Cortex +1

    • Cortex-M
    11105 views
    5 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    M4  M7 COMPARISION +1

    • Cortex-M7
    • Cortex-M4
    38445 views
    2 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    Question is on WIC-CM4 interface +1

    • Cortex-M
    • Cortex-M4
    3394 views
    3 replies
    Latest over 10 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    1-cycle multiply, 64-bit result,  reciprocal? 0

    • Cortex-M0
    • Cortex-M
    • 64-bit
    6772 views
    5 replies
    Latest over 10 years ago
    by daith
  • Answered

    On the Cortex M0, does the multiply set the flags. That way, if one is writing a 32x32=64 bit multiply, a fast exit can be added. +1

    5004 views
    4 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    ARM Cortex A9 flush cache +1

    • Armv7-A
    • Cortex-A9
    • Cache
    • Cortex-A
    • Linux
    9939 views
    3 replies
    Latest over 10 years ago
    by Tamilselvan Shanmugam
  • Answered

    CA72 transactions IDs +1

    • Cortex-A72
    • Cortex-A53
    • Cortex-A
    4543 views
    3 replies
    Latest over 10 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    ldm/stm with not aligned 4byte 0

    • 32-bit
    • Cortex-R
    • Cortex-A
    • Cortex-M
    7568 views
    4 replies
    Latest over 10 years ago
    by Paul
  • Answered

    Cortex-m0 instructions and core registers immediete values 0

    • Cortex-M0
    • 32-bit
    • Armv6-M
    • Cortex-M
    17397 views
    12 replies
    Latest over 10 years ago
    by Sean Dunlevy
  • Not Answered

    What is the advantage of floating point of CM7 versus CM4 0

    • Cortex-M7
    • Cortex-M
    • Cortex-M4
    47331 views
    35 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone