Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3585 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Cortex-A53 Cache protection 0

    • Cortex-A53
    • Cache
    • Cortex-A
    4568 views
    0 replies
    Started over 7 years ago
    by iuli
  • Answered

    Cortex M7 D cache activated without MPU been enabled +1

    • Cortex-M7
    • Cortex-M
    5157 views
    1 reply
    Latest over 7 years ago
    by vishal.s
  • Answered

    single-copy atomicity question for AHB5 0

    • AMBA 5
    • AHB
    7984 views
    2 replies
    Latest over 7 years ago
    by Jacky Chou
  • Answered

    ARMV8-M CPU State when secure API called by none-secure irq +1

    • TrustZone
    • Armv8-M
    7618 views
    2 replies
    Latest over 7 years ago
    by rising
  • Suggested Answer

    Does Documents have release Notes or update history? 0

    • Cortex-M3
    • Cortex-M
    4561 views
    2 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Cortex-R5: Data abort handling 0

    • Cortex-R
    • Cortex-R5
    • C
    10050 views
    5 replies
    Latest over 7 years ago
    by 42Bastian Schick
  • Answered

    Could anybody tell me how to boot up a processor in AARCH32 bit mode in Arm V8 and A53 core? 0

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    • AArch32
    10433 views
    3 replies
    Latest over 7 years ago
    by 42Bastian Schick
  • Suggested Answer

    Using PMU on cortex-a9 CPU 0

    • Cortex-A9
    • Cortex-A
    11786 views
    10 replies
    Latest over 7 years ago
    by vstehle Arm Employee Badge
  • Answered

    Disabling PFU / instruction pre-fetch on Cortex-R4? +1

    • Cortex-R
    • Cortex-R5
    • Cache
    7409 views
    4 replies
    Latest over 7 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    about cortex-A72 0

    • Cortex-A72
    • Cortex-A
    6703 views
    5 replies
    Latest over 7 years ago
    by vstehle Arm Employee Badge
  • Answered

    Change Vector Table in cortex M4 in a persistent way 0

    • Cortex-M
    • Cortex-M4
    5821 views
    4 replies
    Latest over 7 years ago
    by EA8
  • Suggested Answer

    the means of tail-chaining of interrupts 0

    • Embedded
    • Cortex-M3
    • Cortex-M
    • Software Development
    11417 views
    1 reply
    Latest over 7 years ago
    by Stuart Shepherd Arm Employee Badge
  • Answered

    help me to understand this assembly program for configuring MMU for ArmV8,A53. +1

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    • AArch32
    6110 views
    1 reply
    Latest over 7 years ago
    by 42Bastian Schick
  • Answered

    could anybody help me to write a bare metal startup code for LS1043A (ARM V8,A53)in 32bit(AARCH32)mode 0

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    • AArch32
    10631 views
    7 replies
    Latest over 7 years ago
    by 42Bastian Schick
  • Suggested Answer

    Some question about tz 0

    • TrustZone
    • Armv8-M
    8249 views
    2 replies
    Latest over 7 years ago
    by Wenchuan
  • Answered

    ARMv8: strongly ordered memory and exclusive access 0

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    8359 views
    2 replies
    Latest over 7 years ago
    by Vincent Siles
  • Answered

    TrustZone of the Cortex-M vs. TrustZone of the Cortex-A +1

    • CHI
    • Documentation
    • Cortex-A
    • Cortex-M
    • TrustZone
    • Armv8-M
    11377 views
    1 reply
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Not Answered

    Does ARM-7 also support GelobalPlatform specifications? 0

    • TrustZone
    • Armv8-M
    7509 views
    0 replies
    Started over 7 years ago
    by DavidMa
  • Answered

    Generic Timer in Cortex A-53 0

    • Cortex-A53
    • Cortex-A
    6174 views
    2 replies
    Latest over 7 years ago
    by Vasu
  • Answered

    Inline Assembly Parameter example in Definitive guide to Cortex M0/M0+ 0

    • Cortex-M0
    • Cortex-M
    8754 views
    7 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone