Hello
I know there is slicon vendors implementation dependencies for the R52+ interrupt latencies, but I would like to know
a general figure for approximate and realistic minimal and maximal number of cycles for interrupt latencies in the case of the R52+ ?
I do not find any datasheet on this subject
Best Regards
Frederic