Does NIC-400/AXI provide full theoretical bandwidth or is there necessarily some inter-transaction gap due to the protocol or arbitrations delays or some such? That is would it be possible to overlap the, say, write address and write data between transaction without any gaps for full sustained bus utilization for a significant period of time?