Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.
We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.
Thank you for your understanding.
Hi AHB-Experts,
I read AHB specification. In signals section its mentioned that HADDR bus size is 32 bits.
I wanted to ask that can we have HADDR bus width more that 32 bits and if so what can be the maximum width for HADDR bus
Regards
Pratik
There is now no maximum width.
The diagrams in the AHB spec all show 32-bit address buses as that was what was showing in the first few releases of AHB, but the latest AHB5 spec recommends HADDR widths of between 10 and 64 bits.