We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Why GIC-600 slave port for access to register is provided as ACE-Lite port. Most of the soc address map will keep the device registers in MMIO space which is non-cacheable region. Can this port be simply connected to a normal AXI port.
Regards,
KV