• State Suggested Answer
  • Locked Locked
  • Replies 9 replies
  • Answers 1 answer
  • Subscribers 351 subscribers
  • Views 6442 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex 8.2A : FEAT_SHA3

br-dev

Hi All

1) is there any affordable SBC that could provide EOR3/RAX1/XAR/BCAX  instructions?

2) My understanding is it is available on Cortex A75. so which most affordable hardware can be leverage for testing?

thanks a lot

Parents
  • 0 in reply to br-dev

    Also from CA55 manual:
    B2.58  ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1
    The ID_AA64ISAR0_EL1 provides information about the instructions implemented in AArch64 state,
    including the instructions that are provided by the Cryptographic Extension.
    Bit field descriptions
    ID_AA64ISAR0_EL1 is a 64-bit register, and is part of the Identification registers functional group.
    This register is Read Only.
    The optional Cryptographic Extension is not included in the base product of the core. Arm requires
    licensees to have contractual rights to obtain the Cryptographic Extension.

    To me it means, you need to look at the SoC, to know if or if not the FEAT_SHA3 is implemented or not.

Reply
  • 0 in reply to br-dev

    Also from CA55 manual:
    B2.58  ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1
    The ID_AA64ISAR0_EL1 provides information about the instructions implemented in AArch64 state,
    including the instructions that are provided by the Cryptographic Extension.
    Bit field descriptions
    ID_AA64ISAR0_EL1 is a 64-bit register, and is part of the Identification registers functional group.
    This register is Read Only.
    The optional Cryptographic Extension is not included in the base product of the core. Arm requires
    licensees to have contractual rights to obtain the Cryptographic Extension.

    To me it means, you need to look at the SoC, to know if or if not the FEAT_SHA3 is implemented or not.

Children
  • 0 in reply to 42Bastian Schick

    So, for the clarity of the thread and as a conclusion for question 1

     I can confirm Cortex A55 (ARM 8-2) do not implement SHA3.  it does implement AES and SHA-2 only.

    I fell only ARM 8.4 will implement as it is becoming mandatory. I suspect only Apple do and no other implementation have been done.

    We may find this feature on ARM 8.3 processor but i can't find any.

    Regards