• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 349 subscribers
  • Views 14549 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Which PMU Events for L2 Cache Misses on Cortex-A72

John Duffy

Hi

I want to monitor L2 cache misses through Linux perf, i.e. data that is not in the L2 cache and requires a main memory access, but I'm a bit confused which PMU events to use.

The Cortex-A72 TRM lists the following which seem likely candidates:

  • L2D_CACHE_REFILL
  • L2D_CACHE_REFILL_LD
  • L2D_CACHE_REFILL_ST
  • L2D_CACHE_INVAL

Which is a L2 cache miss?

What I'm trying to do is measure the effect of the L2 cache size on the performance of a CPU with 0.5MB L2 cache vs that of CPU with 1.0MB L2 cache.

Kind regards

Parents
  • 0

    IMHO:
    REFILL: Loading cacheline because of any event, for example clearing it
    REFILL_LD: Loading it, because of a "load instruction"
    REFILL_ST: same, but store
    INVAL: Is invalidation of a cache line.

    So, I'd say, the sum of the REFILL* events gives the number of cache misses.

Reply
  • 0

    IMHO:
    REFILL: Loading cacheline because of any event, for example clearing it
    REFILL_LD: Loading it, because of a "load instruction"
    REFILL_ST: same, but store
    INVAL: Is invalidation of a cache line.

    So, I'd say, the sum of the REFILL* events gives the number of cache misses.

Children