We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
There is a reference to erratum 820719 in the NXP S32V Errata list but I can't seem to find any reference to this erratum anywhere in ARM documentation. Is this erratum still valid?
Excerpt from S32V Errata document (refer: https://www.nxp.com/docs/en/errata/S32V234_1N81U.pdf )
"
If one or more Cortex-A53 cores execute a stream of store instructions to non-reordereable Device memory, they might prevent a DSB instruction on another core in the processor from making progress.