We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi AllI have two questions.Q1:is it ok that WVALID , WREADY and BVALID assert at the same cycle?Thanks!Q2: what is different between out of order and data interleaving ?Thanks!
I prefer AXI lite for most situations. Just send the address with the data, and it can still support one data transfer per cycle. Back pressure is needed and I’m ok with some slaves supporting simultaneous reads and writes.