• State Not Answered
  • Locked Locked
  • Replies 90 replies
  • Subscribers 346 subscribers
  • Views 80791 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex A8 Instruction Cycle Timing

barney vardanyan
Note: This was originally posted on 17th March 2011 at http://forums.arm.com

Hi) sorry for bad English

I need to count latency for two instruction, and all I have is the arm cortex A 8 documantation(charter 16) !
but I have no idea how can do this work using that documantation(
Parents
  • 0
    Note: This was originally posted on 4th May 2011 at http://forums.arm.com


    Do you need to handle then in a cycle counter ???

    Yes, I do.
    I checked 2 below instructions that can be dual issue in your website: http://pulsar.webshaker.net
    mov r1, r2
    mov r3, r4
    However, in cycle 2, it  has nop instruction. Why does "nop" occur?
    About NEOn instructions, how to know that 2 NEON instructions can be dual issue? Do they follow the rule you mentioned?
Reply
  • 0
    Note: This was originally posted on 4th May 2011 at http://forums.arm.com


    Do you need to handle then in a cycle counter ???

    Yes, I do.
    I checked 2 below instructions that can be dual issue in your website: http://pulsar.webshaker.net
    mov r1, r2
    mov r3, r4
    However, in cycle 2, it  has nop instruction. Why does "nop" occur?
    About NEOn instructions, how to know that 2 NEON instructions can be dual issue? Do they follow the rule you mentioned?
Children
No data