This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex A8 Instruction Cycle Timing

Note: This was originally posted on 17th March 2011 at http://forums.arm.com

Hi) sorry for bad English

I need to count latency for two instruction, and all I have is the arm cortex A 8 documantation(charter 16) !
but I have no idea how can do this work using that documantation(

Parents

0 Dung Tran over 12 years ago

Note: This was originally posted on 12th July 2011 at http://forums.arm.com

It was missing a callback that check the validity of the immediate value.
I've added it now.

I am impressed by how fast you modified your code.
I wish, I would be as good as you.
I have just found some instructions that your module report as unrecognized. Please check them:

vqdmulh.s16 d0, d1, d2[0]

vqrdmulh.s16 d0, d1, d2

vqrdmulh.s16 d0, d1, d2[0]

vqshlu.s32 q1, q2, #1

vrecpe.u32 d1, d0
vrecpe.u32 q1, q0

vrsqrte.u32 d1, d0
vrsqrte.u32 q1, q0

vshll.s16 d2, q0, #1
vshll.u16 d2, q0, #1

vpmax.s16 d0, d1, d2
vpmin.s16 d2, d1, d0

vqdmulh.s16 d0, d1, d2
Cancel
Vote up 0 Vote down

Cancel

Reply

0 Dung Tran over 12 years ago

Note: This was originally posted on 12th July 2011 at http://forums.arm.com

It was missing a callback that check the validity of the immediate value.
I've added it now.

I am impressed by how fast you modified your code.
I wish, I would be as good as you.
I have just found some instructions that your module report as unrecognized. Please check them:

vqdmulh.s16 d0, d1, d2[0]

vqrdmulh.s16 d0, d1, d2

vqrdmulh.s16 d0, d1, d2[0]

vqshlu.s32 q1, q2, #1

vrecpe.u32 d1, d0
vrecpe.u32 q1, q0

vrsqrte.u32 d1, d0
vrsqrte.u32 q1, q0

vshll.s16 d2, q0, #1
vshll.u16 d2, q0, #1

vpmax.s16 d0, d1, d2
vpmin.s16 d2, d1, d0

vqdmulh.s16 d0, d1, d2
Cancel
Vote up 0 Vote down

Cancel

Children

No data