Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Distinguished Ambassadors
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
Embedded forum
Barrier Transactions in ACE
Jump...
Cancel
State
Accepted Answer
+1
person also asked this
people also asked this
Replies
10 replies
Subscribers
141 subscribers
Views
21338 views
Users
0 members are here
AXI
AMBA 5
Options
Share
More actions
Cancel
Related
How was your experience today?
Barrier Transactions in ACE
Josesmn
over 6 years ago
Can somebody please explain how barrier transactions in ACE work?
Thanks in advance.
Top replies
Christopher Tory
over 6 years ago
+2
verified
I'm not sure which part of ACE barriers are unclear, but your primary reference should be Section D8 in the ACE Specification. Specifically, D8.4.1 contains a diagram and the various requirements that...
Christopher Tory
over 6 years ago
in reply to
Josesmn
+1
Normally, the only reason for broadcasting barriers into the system is when you have a point in the interconnect or the slave that is returning early write responses that do not originate from the slave...
Christopher Tory
over 6 years ago
in reply to
Josesmn
+1
verified
Josesmn said: 1. So in the case of a Memory Barrier, to ensure the ordering, the interconnect should pass all the transactions issued before the Barrier to the slaves before passing the Barrier itself...