Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3580 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    performance of floating point 0

    • Cortex-A53
    • AArch64
    • Floating-Point Execution
    16144 views
    2 replies
    Latest over 5 years ago
    by jinhong
  • Not Answered

    Debug from reset vector 0

    16044 views
    5 replies
    Latest over 5 years ago
    by Michael Williams Arm Employee Badge
  • Answered

    Cortex M0+, AHB state during Exception 0

    • Cortex-M0+
    • AHB
    2457 views
    1 reply
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    cortex m7 STR fail 0

    4551 views
    6 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Not Answered

    build my own board ? 0

    17285 views
    6 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    Invalid Exception Class 0

    • Cortex-A53
    • AArch64
    16573 views
    2 replies
    Latest over 5 years ago
    by Killbox
  • Not Answered

    Problem when dynamically loading code (Cortex-M4) 0

    • Arm Assembly Language (ASM)
    • Cortex-M4
    5182 views
    4 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    Normal Memory ordering & precise state question 0

    15942 views
    3 replies
    Latest over 5 years ago
    by ianl
  • Answered

    Programming BRAM with JTAG--Help regarding knowledge source requested. 0

    • Cortex-M0
    • JTAG
    • SWD
    • Memory
    4554 views
    4 replies
    Latest over 5 years ago
    by Mezan1
  • Suggested Answer

    Programming FPGA Block RAM connected to Cortex-M0 using JTAG 0

    • Cortex-M0
    • Arm Assembly Language (ASM)
    5246 views
    4 replies
    Latest over 5 years ago
    by Mezan1
  • Not Answered

    Does DSB(SY) guarantee Write-combined write to be flushed? 0

    15413 views
    1 reply
    Latest over 5 years ago
    by 42Bastian Schick
  • Not Answered

    Question about T3 and T4 encoding of B/Bcc (Branch) Instruction 0

    • Instruction Decode
    • Control Flow Instructions
    4522 views
    7 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    SPI hanging up 0

    4212 views
    4 replies
    Latest over 5 years ago
    by BDyi
  • Answered

    Is there a more efficient way to swap two bytes? 0

    7988 views
    9 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Not Answered

    Can I build a custom SingleBoardComputer like Raspberry PI 0

    • Open Source Projects
    16140 views
    4 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Not Answered

    Is this right? (NVIC Interrupts) 0

    3640 views
    4 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    Cortex-M0: How to switch from one program to another 0

    • Cortex-M0
    • Cortex-M
    46672 views
    21 replies
    Latest over 5 years ago
    by tony philipsson
  • Not Answered

    translation table APTable permission problem 0

    • Cortex-A57
    • Armv8-A
    • Linux
    28792 views
    23 replies
    Latest over 5 years ago
    by raks8877
  • Answered

    which is better for performance fetching instructions from flash or SRAM? 0

    5531 views
    4 replies
    Latest over 5 years ago
    by Andy Neil
  • Not Answered

    the linux kernel will be hung here as long as there are more than one core inside one cluster 0

    21606 views
    1 reply
    Latest over 5 years ago
    by Zhifei Yang Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone