Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3580 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    How to speed up DSP processing using Cortex-M0+ 0

    • Cortex-M0
    • Digital Signal Processor (DSP)
    • Cortex-M0+
    • CMSIS
    8751 views
    5 replies
    Latest over 5 years ago
    by Andy Neil
  • Answered

    Does the processor frequency change when switching from secure to non secure domain? 0

    • Cortex-M23
    • TrustZone for Armv8-M
    4868 views
    5 replies
    Latest over 5 years ago
    by Zhifei Yang Arm Employee Badge
  • Answered

    Neoverse N1 microarchitecture ISA support 0

    • Security
    • Armv8-A
    • Microarchitecture
    17275 views
    3 replies
    Latest over 5 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    Porting C code (using intrinsics) from Cortex-M to Cortex-A? 0

    • Cortex-A
    • Cortex-M
    19586 views
    9 replies
    Latest over 5 years ago
    by Christophe Favergeon Arm Employee Badge
  • Not Answered

    Development board with Cortex-A53? 0

    • Cortex-A53
    • Development Boards
    14398 views
    3 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Suggested Answer

    FVP MPS2 UART memory map 0

    4176 views
    3 replies
    Latest over 5 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Need more Insights on CFGMEMALIAS bits in Cortex-M55 0

    1574 views
    0 replies
    Started over 5 years ago
    by SachinKumar
  • Not Answered

    Is there any way to enforce padding between subroutines using the scatter file? 0

    • Cortex-M23
    • Arm Assembly Language (ASM)
    5343 views
    8 replies
    Latest over 5 years ago
    by Ghantaz
  • Not Answered

    Arm64 Long Format Translation Table Walk 0

    • Armv8-A
    • Memory Management Unit (MMU)
    22760 views
    1 reply
    Latest over 5 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    run juno in qemu 0

    • Juno Arm Development Platform
    • QEMU
    20191 views
    1 reply
    Latest over 5 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    android kernel for quad core ARM cortex A53 0

    17017 views
    1 reply
    Latest over 5 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    Dynamic Vector Table in RAM... 0

    • Interrupt Handling
    4979 views
    3 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    simple bootloader implementation 0

    14519 views
    1 reply
    Latest over 5 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    How to Generate Exceptions on Cortex M3? 0

    • Armv7 Exception Model
    • Cortex-M3
    2680 views
    1 reply
    Latest over 5 years ago
    by EmilJ
  • Not Answered

    ETM trace can't work on M4F 0

    • CoreSight ETM-M4
    2600 views
    2 replies
    Latest over 5 years ago
    by Andy Neil
  • Not Answered

    CortexARM Cortex M0 and M3 0

    1517 views
    0 replies
    Started over 5 years ago
    by Pranjal
  • Not Answered

    trustzone memory configuration for cortex-A57 0

    • Cortex-A57
    • Arm Trusted Firmware
    • Armv8-A
    • TrustZone
    20557 views
    11 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    What happens to the Instructions already in pipeline when interrupt occurs ? 0

    • Software
    • Cortex-M0
    • Cortex-M0+
    • Interrupt
    8220 views
    6 replies
    Latest over 5 years ago
    by 42Bastian Schick
  • Not Answered

    Transposition operations in helium compared to neon 0

    1417 views
    0 replies
    Started over 5 years ago
    by sachingt
  • Not Answered

    How does RTOS use MPU on Cortex-M? 0

    • Real Time Operating Systems (RTOS)
    • Memory
    5294 views
    5 replies
    Latest over 5 years ago
    by 42Bastian Schick
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone