• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 351 subscribers
  • Views 15479 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to test L1/L2 cache?

Zhiping Jiang

Hi,

Can anyone tell me if it is possible to test L1/L2 cache for Cortex A55?

In the spec, L1 cache can be directly accessed in EL3. However, I hope I can do some memory test for the L1/L2 cache in EL1.

Is there a way to do that and how?

Thanks,

-Zhiping Jiang

Parents
  • 0 in reply to sujun

    Thank you, Sujun. 

    But what I want to do is to verify the L1/L2 cache like to verify any other memory parts. In other words, I hope I can write some pattern, say all '0' or 'F' to the cache and read back and compare to see if there is any difference (failure).

    So far, I can be sure that we can do this in EL3 for L1. But I didn't see any post for L2 cache.

Reply
  • 0 in reply to sujun

    Thank you, Sujun. 

    But what I want to do is to verify the L1/L2 cache like to verify any other memory parts. In other words, I hope I can write some pattern, say all '0' or 'F' to the cache and read back and compare to see if there is any difference (failure).

    So far, I can be sure that we can do this in EL3 for L1. But I didn't see any post for L2 cache.

Children
No data