Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    NVIC and ARM asm +1

    • APB
    • Address
    • GPIO
    • Cortex-M3
    • Thumb
    • Class
    • DATE
    • Cortex-M
    • Arm Assembly Language (ASM)
    • GNU
    • Interrupt
    9668 views
    9 replies
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    r0 corruption while making subroutine call on Cortex A-9 +1

    • Cortex-A9
    • Registers
    • R0
    13352 views
    8 replies
    Latest over 6 years ago
    by Vanhealsing
  • Not Answered

    Are 48-core ARM processors compatible with AMD RADEON and NVIDIA video cards? 0

    22395 views
    9 replies
    Latest over 6 years ago
    by look
  • Not Answered

    L2C-310 Cache Sync 0

    • CoreLink L2C-310 Level 2 Cache Controller
    9202 views
    0 replies
    Started over 6 years ago
    by christoph8446
  • Suggested Answer

    IT CPZ CPNZ 0

    • Thumb
    10181 views
    2 replies
    Latest over 6 years ago
    by Sean Dunlevy
  • Not Answered

    L2C-310 double linefill issuing 0

    • CoreLink L2C-310 Level 2 Cache Controller
    8464 views
    0 replies
    Started over 6 years ago
    by christoph8446
  • Answered

    Use GICv3 legacy support 0

    • GICv2
    • GICv3/v4
    12740 views
    4 replies
    Latest over 6 years ago
    by josecm
  • Suggested Answer

    ARMv7-a MPU/PMSA - Unified Region (Base/Size) question 0

    • Armv7-A
    • Memory Controller Devices
    • Memory Management Unit (MMU)
    • Memory Architecture
    • Memory Management
    • Memory
    9832 views
    1 reply
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    AHB5 did'nt mention SPLIT and RETRY responses 0

    • AHB5
    10728 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Trace decompressor: Are barrier instructions and synchronization primitives really waypoints? +1

    • Trace
    • CoreSight Debug and Trace
    • CoreSight PTM-A9
    9566 views
    2 replies
    Latest over 6 years ago
    by Oddjob6
  • Suggested Answer

    Fundamental Doubt in AHB Bus Architecture 0

    • Protocols
    • SoC Implementation
    • Interface Bus Architecture
    • Microcontroller (MCU)
    • Networking Protocol
    • AHB-Lite
    9900 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    What is meant by a Master in the AHB-Lite specification? 0

    11989 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    How to select endianess in AHB? +1

    10061 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Number of byte count 0

    9684 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Help with porting Intel AVX to arm64 +1

    • AArch64
    • Arm64
    16418 views
    1 reply
    Latest over 6 years ago
    by jtzhou
  • Answered

    MMU - Permission Fault with EL1 access +1

    • Cortex-A53
    • AArch64
    • Raspberry Pi 3
    • Armv8-A
    • Memory Management Unit (MMU)
    16097 views
    3 replies
    Latest over 6 years ago
    by Dumitru
  • Answered

    Why is PC-relative addressing deprecated for STR and VSTR in ARMv7-M4? +1

    16189 views
    8 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    Neoverse N1 CPU Questions +1

    12905 views
    4 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    Issues in Cortex A9 bareboard code if L2 cache controller registers are not mapped +1

    • Cortex-A9
    • CoreLink L2C-310 Level 2 Cache Controller
    • Memory Management Unit (MMU)
    • Cortex-A
    13011 views
    8 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    M0+ Stack Pointer (PSP/MSP) Clarification 0

    • Cortex-M0
    • Cortex-M3
    • Thumb
    • Cortex-M
    • Arm Assembly Language (ASM)
    • C
    16911 views
    15 replies
    Latest over 6 years ago
    by Sean Dunlevy
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone