Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3635 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    I wrote a code for UART0 in LPC2148 for transmitting - it is working at debugging, but not working in proteos +1

    • Arm7
    • Debugging
    4671 views
    2 replies
    Latest over 11 years ago
    by Velagala J R N D V Reddy
  • Answered

    I want to work NUC140 Cortex-M0. is it good regarding job point of view?? +1

    • Cortex-M0
    • Processors
    4459 views
    2 replies
    Latest over 11 years ago
    by Song Bin 宋斌 Arm Employee Badge
  • Answered

    How to use the free rtos in lpc1768...? 0

    8352 views
    1 reply
    Latest over 11 years ago
    by Carissa Labriola
  • Answered

    Cortex-M4 interrupts behaviour when same interrupt vector has multiple interrupts 0

    • Cortex-M4
    • Vectorization
    • Interrupt
    24792 views
    8 replies
    Latest over 11 years ago
    by Jens Bauer
  • Answered

    How many interruptions the pendent queue supports? +1

    • Cortex-M
    • Interrupt
    6195 views
    2 replies
    Latest over 11 years ago
    by Jerome Decamps - 杜尚杰
  • Answered

    Cortex-A8/A15 L1 cache 0

    • Cortex-A15
    • Cache
    • Cortex-A
    • Cortex-A8
    • Processors
    4842 views
    1 reply
    Latest over 11 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How to configure a 10 inch TFT LCD in ARM Cortex-M3? 0

    • Cortex-M3
    67742 views
    29 replies
    Latest over 11 years ago
    by Jens Bauer
  • Answered

    ARM9 Frequency scaling +1

    • Arm9
    4703 views
    1 reply
    Latest over 11 years ago
    by Jens Bauer
  • Not Answered

    The International ARM Race: Rise Of The Chinese SoC 0

    4503 views
    1 reply
    Latest over 11 years ago
    by Jens Bauer
  • Answered

    Assembly language examples of ARMv8 AArch64 instruction set +1

    • AArch64
    • Armv8
    • Processors
    22149 views
    5 replies
    Latest over 11 years ago
    by Mark Nicholson Arm Employee Badge
  • Answered

    Hello, my question is about watchpoint. +1

    • Corelink
    • Processors
    6190 views
    2 replies
    Latest over 11 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Juno DRAM device model 0

    • Juno Arm Development Platform
    3647 views
    1 reply
    Latest over 11 years ago
    by Luke Dare Arm Employee Badge
  • Not Answered

    'Sort and Count' program using Cortex-M3 Assembly (or less preferably in C language) 0

    • Cortex-M3
    • Cortex-M
    • Cortex-M4
    8721 views
    5 replies
    Latest over 11 years ago
    by Jerome Decamps - 杜尚杰
  • Answered

    Technical questions about the Juno Development Board +1

    • OpenCL
    • Juno Arm Development Platform
    • big.LITTLE
    • Armv8
    • 64-bit
    4967 views
    1 reply
    Latest over 11 years ago
    by Mark Nicholson Arm Employee Badge
  • Answered

    Bootloader in MK20DX256 32-bit ARM Cortex-M4? +1

    • 32-bit
    • Cortex-M4
    9212 views
    1 reply
    Latest over 11 years ago
    by Jacob Beningo
  • Answered

    Trap to hypervisor if the guest OS access a specific region of memory. 0

    • Hypervisor
    5134 views
    1 reply
    Latest over 11 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Cortex-M0DS Kit computing power and interfacing 0

    • Cortex-M0
    • DesignStart
    5103 views
    2 replies
    Latest over 11 years ago
    by Sadanand Gulwadi
  • Answered

    Cortex-A9 Branch prediction to speculative execution +1

    • Cortex-A9
    • Pipeline Control and Execution
    • Microarchitecture
    7994 views
    3 replies
    Latest over 11 years ago
    by Konstantinos Boikos
  • Answered

    manually setting ELR_ELx register value 0

    • Armv8
    • Memory
    6538 views
    1 reply
    Latest over 11 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Disabling the MMU +1

    • Memory Management Unit (MMU)
    • Arm Assembly Language (ASM)
    7669 views
    3 replies
    Latest over 11 years ago
    by Peter Harris Arm Employee Badge
<>