The queue for the processors interrupt context-m supports how many pending interruptions?
Complementing please send me information where I can read more details about it.
Thank you.
I'm not sure but at first reading 240 :ARM Information Center
And in way of good anderstand the way to program them, i think you have to read this article :
Cutting Through the Confusion with ARM Cortex-M Interrupt Priorities « State Space