Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3593 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    AMBA3 AXI - Exclusive access - 04/16/2015 0

    • AMBA 3
    • AXI
    9401 views
    14 replies
    Latest over 9 years ago
    by Diandian Zhang
  • Answered

    In AXI Interface, is the VALID signal of the master dependent on the slave's READY signal +1

    • AXI
    14359 views
    1 reply
    Latest over 9 years ago
    by Yasuhiko Koumoto
  • Answered

    Cortex A code / function alignment 0

    • Armv7-A
    • Thumb
    • Cortex-A
    • AArch32
    5643 views
    1 reply
    Latest over 9 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    is it necessary for ARM-v8 soc to flush L2 cache to DRAM ? 0

    • Cortex-A57
    • Arm Trusted Firmware
    • Armv8
    • Cache
    • Cortex-A
    11049 views
    4 replies
    Latest over 9 years ago
    by RadarSong
  • Answered

    MMU deactivation and I-Cache / Branch Predictor 0

    • Armv7-A
    • Cache
    • Armv7-R
    • Memory Management Unit (MMU)
    6272 views
    2 replies
    Latest over 9 years ago
    by Vincent Siles
  • Answered

    reason for ARMv8 EDSCR err bit set 0

    • Armv8
    • Cortex-A
    • Cortex-53
    • AArch32
    16684 views
    6 replies
    Latest over 9 years ago
    by Ekaterina Trofimova
  • Answered

    ARM926EJ-S, Can a STMIA result in four single accesses instead of a burst? +1

    • 32-bit
    • Arm9
    7941 views
    5 replies
    Latest over 9 years ago
    by Chris Shore
  • Not Answered

    maximum level of functions than can be called within 0

    • Cortex-M3
    • Cortex-M
    4374 views
    5 replies
    Latest over 9 years ago
    by NABEEN LAL AMATYA
  • Answered

    Memory protection unit - Cortex-M4 0

    • Cortex-M
    • Cortex-M4
    6746 views
    2 replies
    Latest over 9 years ago
    by Matic
  • Not Answered

    Code optimization for a Samsung S5P6818 Octa-Core Cortex-A53, 400M Hz - 1.4G Hz 0

    • Cortex-A53
    • Cortex-A
    11299 views
    6 replies
    Latest over 9 years ago
    by Carlos Delfino
  • Answered

    Usefulness of MPU in a non-OS system 0

    • Cortex-M
    • Cortex-M4
    6548 views
    4 replies
    Latest over 9 years ago
    by Matic
  • Not Answered

    VTOR: offset address configuration 0

    • Cortex-M
    • Cortex-M4
    6086 views
    2 replies
    Latest over 9 years ago
    by Yasuhiko Koumoto
  • Not Answered

    Performance effect because of removing some instructions from ARMv8? 0

    • Cortex-A72
    • 32-bit
    • Armv7
    • Cortex-A15
    • Armv8
    • Cortex-A
    11685 views
    7 replies
    Latest over 9 years ago
    by G. Goodwin L. Pitos
  • Answered

    SIGILL in 32bit chroot on Cortex-A57 0

    • Armv6
    • Cortex-A57
    • Cortex-A
    5166 views
    1 reply
    Latest over 9 years ago
    by Yichao Yu
  • Answered

    Cortex A9 single core 0

    • Cortex-A9
    • Cache
    • Memory Management Unit (MMU)
    • Cortex-A
    7133 views
    5 replies
    Latest over 9 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    Alignment in ARM? +1

    • Cortex-M0
    • 32-bit
    • Cortex-M
    • 64-bit
    14130 views
    1 reply
    Latest over 9 years ago
    by daith
  • Answered

    PL310 cache synchronization 0

    • Cortex-A9
    • Cache
    • Cortex-A
    5412 views
    2 replies
    Latest over 9 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    in arm7tdmi, when FIQ and RIQ occures at same time so how both are executed sequentially,first FIQ and thenIRQ? 0

    • Arm7
    • Cortex-M3
    • Cortex-A
    • Cortex-A7
    • Cortex-M
    17182 views
    12 replies
    Latest over 9 years ago
    by Jens Bauer
  • Answered

    why there are 4 cores per cluster in ARMV8 architecture 0

    • Cortex-A53
    • big.LITTLE
    • Armv8-A
    • Cortex-A
    17455 views
    10 replies
    Latest over 9 years ago
    by 42Bastian
  • Answered

    Is there a list of all opcodes mnemonics understood by each architecture? 0

    • Armv7-A
    • Armv7-R
    • GNU
    • AArch32
    13247 views
    4 replies
    Latest over 9 years ago
    by Myy
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone