• State Accepted Answer
  • Locked Locked
  • Replies 2 replies
  • Subscribers 349 subscribers
  • Views 5625 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

GIC-v3: control of group 0 interrupts activation and selection

Vincent Siles

Hi,

I have two main questions, about the handling of group 0 interrupts:

  1. from my understanding of the GIC-v3 documentation, any secure OS (EL1, SCR.NS == 0) has access to ICC_IGRPEN0_EL1:
    • Am I correct when I say that this means that any secure OS can disable group 0 interrupt, which could prevent the secure monitor at EL3 to receive group 0 interrupt ?
    • Is the only way to prevent this is to trap access to ICC_SRE_EL1 using ICC_SRE_EL3.Enable ?
  2. Also, any secure OS seems to have access to GICD_IGROUPRn and GICD_IGRPMODRn registers:
    • Is there a way to prevent a secure OS to switch a group 0 interrupt into a (for example) group 1 Secure interrupt ?
    • Is the only way to be defensive about the previous point is to trap all interrupt to EL3 ?

I know a secure OS should not try to fight against the EL3 secure monitor, but I want to understand things clearly before porting our OS / Monitor to armv8 / gic-v3

Thank you !

V.

0