Has anyone come across documentation that tells how to calculate entrance and exit times from low-power modes where the L1 and L2 cache maintain data coherence?
Thanks,
Eric