Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
Architectures and Processors forum
How to force ARM core into debug state when DBGEN was tied LOW?
Jump...
Cancel
State
Accepted Answer
+1
person also asked this
people also asked this
Locked
Locked
Replies
2 replies
Subscribers
348 subscribers
Views
5716 views
Users
0 members are here
Arm9
arm926ej-s
Debugging
Memory
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
How to force ARM core into debug state when DBGEN was tied LOW?
Shih-Yen Kao
over 10 years ago
Note: This was originally posted on 11th January 2009 at
http://forums.arm.com
[size=3][font="Courier New"]
Hello,
After our SoC(ARM926EJ-S inside) was mounted on our development board, ARM Multi-ICE was able to connect to it and get its processor ID. But,
Multi-ICE could not force ARM core into debug state from Multi-ICE
, which means we cannot look at memory, registers, and peripheral status and download new images to execute.
We found some useful information from Multi-ICE user guide(DUI0048F), ARM926EJ-S (r0p4/r0p5) Technical Reference Manual (DDI0198D), and ARM926EJ (r0p4/r0p5) Integration Manual (DII 0089C). All of them indicated one bug of our hardcore connections, which is
the DBGEN should be tied to HIGH for enabling debug functionality
. However, our tied the DBGEN to LOW instead.
Is there any alternative way to re-enable debug functionality in order to force processor into debug state from Multi-ICE when DBGEN was tied to LOW?
Thank you in advance for your time.
Regards,
Cuthbert
The following information was we found from documents.
From "ARM926EJ-S (r0p4/r0p5) Technical Reference Manual (DDI0198D)":
------------------------------------------
DBGEN / Debug enable /
Input Enables the debug features of the processor. This signal must be tied LOW if debug is not required.
------------------------------------------
From "ARM926EJ (r0p4/r0p5) Integration Manual (DII 0089C)":
------------------------------------------
DBGEN / Input Debug enable signal
---- Caution ----
If this signal is tied off to logic 0 debugging is not possible.
If you require debug functionality, tie this signal to logic 1 (for example, using RealView ICE).
------------------------------------------
[/font][/size]
Top replies
Peter Harris
over 10 years ago
+1
verified
Note: This was originally posted on 11th January 2009 at http://forums.arm.com Hi Cuthbert Some SoC designs will provide a implementation-defined mechanism to control the DBGEN signal - this will vary...