I have an AXI master and AXI slave in my design. The master can send up to 32 outstanding transactions with different IDs. (Both master and slave have 5 bit ID ports)
What kind of logic is to be implemented in the AXI slave, to have capability to accept 32 outstanding requests? Does it require a FIFO of depth 5 that determines the arready/awready?
Thanks in advance.
View all questions in SoC Design forum