But here he has mention transfer size 4 bytes i.e. 32 bits at every beat needed to be transferred ???
so had VIk mentioned wrong data size and is it protocol violation
Can anyone clear the doubt of Virat Sharma, I have the same question. set values we are driving are wrong
Set of values, we are driving, are wrong or right
If right what will be the number of valid bytes lane for each transfer and what will be those byte lanes.
(If we are instructing to get 32bit data and getting only 16bits of it so either this scenario is wrong or AXI protocol supports an inefficient scenario. )
I am not expert but want to understand all these things
vikas verma said:bit
View all questions in Cortex-A / A-Profile forum